2.5.1 Reforms in Continuous Internal Evaluation(CIE) System at the Institution level

The institute believes firmly in continuous evaluation of the students for their sustained performance. As the institution is affiliated to JNTUK, Kakinada, exam and evaluation pattern given by the university is followed. As per the university regulations, 2 internal exams will be conducted which consists of descriptive and quiz exams. Out of these quiz will be the online exam conducted by the university. For lab courses also, internal exam will be conducted. Other than, these exams, for continuous evaluation of the students, unit tests and surprise tests will be conducted for the students. Continuous evaluation procedure is followed for practical subjects also. The department will carry out internal assessment on all subjects based on internal test performance of the students.

Effective implementation of evaluation reform of the university are strictly followed and those initiated by its own are ensured by the institution by strict compliance of process and procedure devised/ suggested by the university in order to follow the continuous evaluation system. The Institute has taken following measures for the effective implementation of the evaluation reforms introduced by the University: The Institute has exam coordinators from each department for smooth conduction of the examination. The examination committee meets periodically to discuss all the examination related matters. At Institute level, effective implementation of tutorial and mid exam takes place and results are declared within a week. The students can see their evaluated answer sheets and discuss the same with concerned faculty. Final year project work is jointly evaluated by external examiners. After releasing the semester examination results, the last date to apply for Revaluation/ Recounting/ Challenge Valuation will be informed by the university. Students can apply by their own through online.

III B.TECH II SEMESTER (R13)

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY KAKINADA EXAMINATION BRANCH, KAKINADA

0

III B TECH - II SEMESTER (R13 REGULATION) I MID EXAMINATIONS - JAN, 2018

TIME TABLE

0

		DATE AND DAY											
BRANCH	18-01-2018 (Thursday)	19-01-2018 (Friday)	20-01-2018 (Saturday)	22-01-2018 (Monday)	24-01-2018 (Wednesday)	25.01.2018 (Thursday)	27.01.2018 (Saturday)						
CIVIL ENGINEERING (01- CE)	Environmental Engineering – I	Geotechnical Engineering – II	Design and Drawing of Steel Structures	Water Resources Engineering–I	Transportation Engineering – II		Open Elective						
ELECTRICAL AND ELECTRONICS ENGINEERING (02 - EEE)	Microprocessors & Microcontrollers	Switchgear and Protection	Utilization of Electrical Energy	Power System Analysis	Management Science (comm to EEE and CHEM)	Power Semiconductor Drives							
MECHANICAL ENGINEERING (03 - ME)	Operations Research	Interactive Computer Graphics	Design of Machine Members– II	Robotics	Heat Transfer	Industrial Engineering Management	Departmental Elective						
ELECTRONICS & COMMUNICATIONS ENGINEERING (04 - ECE)	Microprocessors and Microcontrollers (Com to ECE,EIE and E.Comp.E)	Digital Signal Processing	Digital Communication S	Microwave Engineering			Open Elective						
COMPUTER SCIENCE ENGINEERING (05 - CSE)	Software Engineering	Data Ware Housing and Mining (Comm to CSE,IT)	Computer Networks (Comm to CSE,IT)	Design and Analysis of Algorithms (Comm to CSE,IT)	Web Technologies (Comm to CSE,IT)		IPR and Patents (COMM TO CSE, IT, CHEM, PE)						

Nelfosteren Hom



RAMACHANDRA COLLEGE OF ENGINEERING (Approved by AICTE, New Delhi, Affiliated to JNTUK: Kakinada)

NH-5 Bypass Road, Vatluru (V), ELURU - 534 007, A. P.

Circular

Ref: RCEE/Exam Cell/Mid-I Circular/2018

Date: 03.01.2018

PRINCIPAL

Guidelines to the faculty members regarding Mid-I Examinations for II& IIIB.Tech(R16,R13) - II Semester

- 1. I MID for II& III B.Tech will be commenced from 18.01.2018.
- Question paper for MID I (Descriptive) should be submitted to the Principal on or before 06/01/2018.
- Three questions will be given in the question paper and the students have to answer all questions without choice.
- 4. After the evaluation the marks should be submitted to the exam cell within Two days after completion of the exam.



Copy to: The Chairman, Secretary and Correspondent

HOD - CE	HOD - EEE	HOD - ME	HOD - ECE	HOD - CSE
HOD - S&H	HOD - MBA	HOD - IMPACT	Exams Section	TPO
AO	PD	Library	Transportation	



Circular

Ref: RCEE/Exam Cell/Mid-I Circular/2018

Date: 03.01.2018

Guidelines to the faculty members regarding Mid-I Examinations for

II& IIIB.Tech(R16,R13) - II Semester

- 5. I MID for II& III B.Tech will be commenced from 18.01.2018.
- Question paper for MID I (Descriptive) should be submitted to the Principal on or before 06/01/2018.
- Three questions will be given in the question paper and the students have to answer all questions without choice.
- After the evaluation the marks should be submitted to the exam cell within Two days after completion of the exam.



Copy to: The Chairman, Secretary and Correspondent

HOD - CE	
HOD - S&H	
AO	

HOD – EEE HOD – MBA PD HOD – ME HOD - IMPACT Library

HOD – ECE Exams Section Transportation HOD - CSE TPO II B. Tech

PDC - Anom, PD ECA - Anom, PD EMWTL - OYL JA

EL B. Tech

MWE - The prote MPMC - MAM (ECE.C) 25P - 920 Dc - d FNN_ (Mel

RAMACHANDRA COLLEGE OF ENGINEERING: ELURU

CIRCULAR

Date: 11-01-2018

The following is the schedule of II B. Tech - II Semester Quiz-I (ONLINE-I) & Mid-I (Subjective Test-I) Exams.

II B. Tech II Semester (Starts from 18.01.2018 to 25.01.2018)

IL M. TAND IL HUNDE	THE LOUGH A HALL DEPARTMENT OF THE HARD AND
Branch	QULY-I (ONLINE-I)
EEE-A	
EEE-B	
MECH-A	
MECH-B	
ECE-A	10.00 AM TO 12.30 AM
ECE-B	AUTOUTAINA A O AMISUTAINA
CE	
ECE-C	
CSE-A	
CSE_R	

Brauch	MID-I (Subject Test-I)	Room No.	H.T.NO	No of Strength
		B-208	16ME1A0101 to002017ME5A0120	50
CE		B-011	17ME5A0121 to 17ME5A01*5	15
		C-017	16ME1A0201 TO 16ME1A0228	24
		C-018	16ME1A0229 TO 17ME5A0214	24
EEE		C-216	17ME5A0215 TO 17ME5A0236, 16ME1A0240 TO 16ME1A0259	24
		C-217	16ME1A0260 TO 17ME5A0221	24
	-	C-006	17ME5A0222 TO 17ME5A0238	14
	PM	C-017	15ME1A0379, 15ME1A03A8, 16ME1A0302 TO 16ME1A0329	24
	0	C-018	16ME1A0330 TO 16ME1A0362	24
MECH	To 04.30	C-216	16ME1A0363 TO 16ME1A0384, 16ME1A0304, 16ME1A0313 TO 16ME1A0318, 16ME1A0332 TO 16ME1A0365	24
	0	C-217	16ME1A0369 TO 17ME5A0316	24
	Lo	C-006	17ME5A0317 TO 17ME5A0347	31
	03.00PM	C-003	16ME1A0401 TO 17ME5A0404, 15ME1A04B5, 16ME1A0461 TO 16ME1A0469	72
	OP	B-101	16ME1A0470 TO 16ME1A0494	24
ECE	0.	B-105	16ME1A0495 TO 16ME1A04B8	24
1.19	33	B-108	16ME1A04B9 TO 17ME5A0408, 16ME1A04C1 TO 16ME1A04D9	24
	-	A-309	16ME1A04E0 TO 16ME1A04G5	24
		A-310	16ME1A04G6 TO 17ME5A0413	19
5		A-302	16ME1A0501 TO 17ME5A0504, 15ME1A0544, 16ME1A0561 TO 16ME1A0569	72
CSE		A-309	16ME1A0570 TO 16ME1A0593	24
		A-310	16ME1A0594 TO 16ME1A05B7	24
		B-011	16ME1A05B8 TO 17ME5A0505	05

11/01/18 Fram Section In-Charge

Ref: JNTUK/MID-I EXAMS/2017

Copy to:

Vice-Principal

HOD-ECE

HOD-CE

HOD-EEE

HOD - ME

Principal

HOD-CSE

All the HODs for circulation among the Staff, Students and Notice boards

	II, III B.Tec	II II OC	mes	(mit), KIS) will)-1 LA	amina	tions,	Jan-2	010	1		1		1
III-II Exam (11.00 to 12.30) (FN) II-II Exam (3.00 to 04.30) (AN)		18.01.2018	(Thu)	19.01.2018	(Fri)	20.01.2018	(Sat)	22.01.2018	(Mon)	24.01.2018	(Wen)	25.01.2018	(Thu)	27.01.2018	(Sat)	ECE
		FN	AN	FN	AN	Signature										
1	Sri D Venkanna Babu				\checkmark					\checkmark						Allalas
2	Sri M.Rama Krishna			\checkmark	\checkmark			\checkmark								piz-
3	Sri D Rambabu		\checkmark			-X-										
4	Sri R Durga Prasad		\checkmark		\checkmark				\checkmark				\checkmark			- Of
5	Sri RLR Lokesh Babu							\checkmark		\checkmark	\checkmark					RIRLOT
6	Sri A Rajesh Naidu						\checkmark									(ton m).
7	Sri N Venu				\checkmark			\checkmark								1000
8	Sri N V D P Murthy			\checkmark		\checkmark								\checkmark		mity
9	Sri R Raghu Ram								\checkmark				\checkmark			flut
10	Mr J Prasanth Kumar												\checkmark			mor
11	Sri N Ramakrishna													\checkmark		(nest-
2	Sri D Sridhar	\checkmark	\checkmark		\checkmark		\checkmark	\checkmark		\checkmark						D. Souid
13	Smt Y Lavanya					\checkmark										245
14	Sri R Radha Krishna		\checkmark		\checkmark				\checkmark				\checkmark			KOR:
15	Sri M Ravi Kiran											\checkmark				M. Rap
16	Sri CH Joji Babu			\checkmark		V								\checkmark		leth !
17	MS P Bhagya Sri										V					L.
18	Smt Ch Naga Lakshmi		\checkmark										V		N.	Attus
19	Sri P Satish Babu	\checkmark			\checkmark			\checkmark		V		\checkmark				42-
20	Sri M Ravi		\checkmark				-		\checkmark				\checkmark			100M
20	Sri G Rajesh Babu															+27

HODUTIE

Principal

ATTENDANCE STATEMENT of ECE-B Room No : B-108								
	II B.Tech II		and the second se	Examinations, January-2018				
	1	MID-I	MID-II	MID-I	MID-II			
SI.	H.T. No.	18-Jan	19-03-2018	19-Jan	20-03-201			
No.		N	IS		DC			
1				f the Student	Δ			
1		N.S. Sindhu	N.S.Sinolhu	N.Sesinohu	N. stsinghu			
2	16ME1A04C0	N. Karuna	N. Kanuna	Nikonuna	Nekaruna,			
3	17ME5A0405	6 Junif Lungart		B Pavankalyan	B. Yawantaly			
4		5. Teswarth Kurs	Gileswarth Humon	Gr-Yeswenth Kumad				
5	17ME5A0407	B. Sugi Krishna.	G. vams P Krishna	G. Hugui Knirhma	Gr. Luni Wrishn			
6	17ME5A0408	- AB -	- AB	- AB -	AB			
7	16ME1A04C	N.Jagadoesh babu	N. Togadeesh baby	N. Jagadeesh babu	N. Jagadeesh bab.			
8	16ME1A04C2	N. Mahgh baby,	-N. Mathesh babu	N. Mahesh babu	M. mahesh baby			
9	16ME1A04C3	P.Sai Pavan Roddy	P. Sai Pavan Rett	P. Soi Pavan Reddy	P.SaiPavan Reddy			
10	16ME1A04C4	r reserven /	P. Teja Sai -	P. Teja sai	P. Teja Sai			
11	16ME1A04C5	P. Mahendra	K-ABSENT->	P.Mahendra	-ABSENT-			
12	16ME1A04C6	P. Shamkhasai	Pisherkherson	PShannulchaja	P.Shandchasai			
13	16ME1A04C7/		p. Gayathri	p. Gayathri	p. Gayathri			
14	16ME1A04C&	o. Litath	p. likalin	p. Likitha.	p. Likkithe			
15	16ME1A04C9	P. RisLithe	P. Ryhitle	Rulifle P	Rulitta, P			
16	16ME1A04D0	P Bhanu Anush		P. Bhani Muho	P. Bhanu-And			
17	16ME1A04DX	p.pavithra.	P. Pavithra	a second s	P. Pavithra			
18	16ME1A04D2	State and and the second state of the second s	P. Durga Bhavan		P. Durga Bhalan			
19	16ME1A04D3	P. stella Bright	P. stella Bright		and bull			
20	16ME1A04D4	Dedeerya.P -	Dedeepyo.P.	Dederpyf	Dedeepyf			
21	16ME1A04D8	P-Sairanvi -	P-Saitani	P. Saitanyi	P.Saitany,			
22	16ME1A04D7	- AB -	P. Sai mounité	-AB-	P. Saimounika			
23	16ME1A04D8		P. Satyasar	P.Satyasai	P. Satya Sai			
24	16ME1A04D9	P. Pavap Sair	P. Powar Chu	Pipakan Sai	P. Pavan Cai			

6

No.of Presents	22	22	22	22
No.of Absents	02	02	02	02
Signature of the		sant	ergl	Att 30/03
Invigilators	idi	600013118		(M. Sarika)
	(M. Ravi)	(p. vallikaii)		



III-I B.TECH II MID EXAMINATIONS

SUBJECT: Computer Architecture and Organization

Date : 0 8 - 10 - 20 1 8 DESCRIPTIVE (Format: 9004/0)

Duration: 90 Min Branch: ECE

Answer All Three questions

11	a destons		Mark	s:30
1)	Explain about PCI Bus?	Understanding	10	CO4
	and the second	3. 2 1	a mar	Caller In
2)	Explain any one method to handle multiple devices by using Hardware?	Applying	10	C05
101	and the second of the second	a the fat of a las	La tominio	N. ash
3)	Distinguish between Hardwired and Micro programmed Control and Draw their block Diagrams?	Analyzing	10	CO6



INTERNAL ASSESSMENT BOOK

Name of the Student	: Ch. Geetha +	krishna	Priyanka
			0

Hall Ticket No

: 16ME1A0429

Branch / Program : ECE. Year/Sem : <u>1</u>-<u>C</u> Section: A

Course/Subject with Code : CAO

Name of	Deter			IID-I			-	MIC	-					
Faculty	Descriptive Quiz Assig		Assig (5M)	Total	Date:- 8 10 - 18 Descriptive Quiz Assig 1 2 3 4 (10M) (5M)					-	Total	Final Marks		
Raghu Kumat	8 60	1		6	5	22	3 22	10	10		(10M)	S	22	22
Signature Staff	Roy	A					(RS		/				
Invigilator	20	rip)	*				10	1.K	10					



Memory mapped I/O. 2 Ansi Isolated 210 1. Seperate address is given for 210 (input and output) and memory 1 Same address is given for both 210 (input and output unit) and memory 2. Seperate instructions is given to 2. Same instructions is given to read and write of 3/0 input read and write for both the and output unit and memory 2/0(input and output unit) and mensy 3. The 2/0 address is known 3. Normal memory address is as ports used. 4. Molé efficient due to more 4. lesses efficient due to single buses bus 5 large in size due to number 5. Small in size because of of buses single bus. 6. It is a complex to seperate 6. It is a simpler logic the dogic for I/o (input and output 210 (input and output evenit) is anit) and memory 7 limited instructions is given 7 Any instruction is given in this to 210 input and autput to this imemory 10 unit they are SN, QUT, INS and OUTS 8. Effect Efficient 8/0 operator Simenfficient Ilo operator due is used to single but

3. Ans'. Addressing modes !-It is a sequential way in which the operand is taken from the register (d) memory is known as Addressing modes. modes. Effective Addressing Mode!-It is a memory address of the operand which is obtained from the computation by dictating the addressing mode is known as effective addressing modes. Jypes of Addressing Modes !-1. Immédiate Addressing mode 2 Register Addressing mode 3. Register Indirect Addressing mode 4. Direct Addressing mode 5. Endirect Addressing mode 6. Simplied Addressivg mode 7 Relative Addressivg mode 8. Indexed Addressing mode 9. Base register Addressing mode 10. Auto incremented (or) Arto decommented addressing mode 1. Immediate Addressing Mode:--In this addressing mode the operand value to the register is given immediately Ex: MOV #200, RI; 1/R, <200 -> The operand 200 is stored into register R'

Scanned by CamScanner

2. Register Addressing Mode:-In this addressing mode only one of the register is processed Ex: - Add R, R2; TIR, FR, +R, -> The content of the register R6 and R2 are added and stored in registers R2 3. Register ShDirect Addressing mode 1. > In this addressing mode we use one register and onother one is given as address of the register Exi-Add R, (R) $(R) \leftarrow Rit(R)$ R_1 $(R) \land R_2$ $(R) \leftarrow Rit(R)$ $(R) \land R_2$ $(R) \land R_1$ (R) $(R) \land R_2$ $(R) \land R_2$ $(R) \land R_1$ (R)Ra of B are added and stored into the address of R2. 4. Indirect Addressing mode:-Sin this addressing mode are will take the accumulator Ex:- ALDA [2805+1] [AC ~ [2805] 20 20 2805 where LDA - LOAD Accumulator H - Henadecimal format -> the value (or) content in the address is stored into accumulator

5. Indirect Addressing Mode :-An this addressing mode one is register and another one is Effective Address RL BEDSHI Alter Ex:- Add 30 2880 20 R 2880 2005 50 2805 -> The content of R, and the memory addressis memory present in the another memory address , the value in the memory address 2 are added and again stored in memoly address 1 as shown above 6. Implied Addressing mode !-* It is also known as Inherent Addressing mode The operand is hidden inside the instruction. Ex1- STC // Set Campflay CMC // Compliment caryflag CMA // Compliment Accumulator CLA II CLeas Accumulator 7 Relative Addressing mode;--SIn this addressing mode the program courter value is added by given value in the instruction. En:- ADD RI, 100. Alter Delse 20 2100 30 2100 10 R, 2000 EA = contenter of PC + 100;

The content of register R, and The PC value is 2000 and in instauction 100 is given so 2000+100 = 2100 The value at the address 2100 is addred and stored in the address 2100.

& Indexed Addressing mode: - Index [value] is given - In the addressing mode the index [value] is given - the index is incremented to that value

1	130	1050	31 D	10 11	EA = content	of X+50.
20			50	1000		9
P,		6601			Cart	

> The content of register R, and the index value is 1000 and in instruction x(50) is given so i.e., 1000+50 1050. The value at that address is added and stored in the address \$1050.

9. Base register Addressing mode:-> It is some as Indexed addressing mode

EN! - ADDRI, Br [30]; En = content of Br + 150. Before of Br + 150. 10 20 130 30 150 R1 100

10. Acto increment (or) Acto Decrement Addressing mode: It is same as the register Indirect Addressing mode in this it is auto increment low auto directment to the memory Fri- ADD RICED: INR, J & R, HCR.) I delive Addressing mode R, 20, 1000 1000

Ans: - Bus structure :-The computer is a collection of functional with. in-order to carry - out these process successfully the maintain exchange of information between each unit To exchange information functional units need certain interface. The transmitting medium with one (or) mole when can capable of exchanging data the bus is used The bus carry the form signal to functional units. One signal per wire each wire casely one bit of data. The bus also casely the address and Control signals. The system bus contains -1. Address buy 2. Data bus 3. Control bus. 1. Data bus! - It is a uni-directional bus. The data is transferred between system modulus. It is a part of to overall performance. 2. Address bus: It is also a uni-directional bus. It gives the memory location of the address which is to be performed. 3. Control bus! At casaies various control et signal which are to be pefformed. Ex: memory Read, memory white, 210 read, 210 white.

In this Bus structure we have 2. Traditional bu Architecture 3. High speed bus Architecture 1. Single bus Architecture:-Single bus Architecture:-System Bus Advantage :- simple and less cost Disadvantage: - Due to all functional with one attached to some bus some are slow functional units if they use system bus then the high speed functional units an wait at that time so it is a propagation delay. There are two drawbacks. i) Because connecting all functional units to the same bus larger the size and propagation delay across occurs. i) The It becomes the bottle neck the aggregate data is stored in that To overcome these drawback we use 1. Traditional bus aschitecture 2 Highspeed bus architecture That well how and a set of the stand

1. Traditional Buy Architecture !-Local bus Processor Cache Local Sinput and output Memory unit System Bus Expansion bas Interface SCE Modern serial WAN LAN Expansion buy Now-a-days In mat of the computer systems these Traditional Bus prehitecture is used. The local bus is used to connect the processon and cache. The local bus is also connected to the local input and output unit. cache not only connected to the local bus but also to the system bus. Due to this structure the properson not access the memory frequently. It was cache and the processing is Hone. If any memory is not present in the cache which is required for the processing then

Scanned by CamScanner

the processos take that data from the min memory and stored it in cache to use nort time. So, the memory is moved off. so, the Expansion bus is use that main memory and access. The Expansion bus is connected with LAN, WAN, SCSI, Modern and seaind etc., The Expansion bus interface is connected to the system bus. But here also there is propagation the by because for the expansion bus all high speed and stow functional units are connected. 2. High Performe Bus Architecture:memory Processon bus cache/ Processon Bridge system bus trigh speed Video Craphic interface Firewire Scal High speed bus Expansion Exps interface. Modern LAN Serial FAX Expansion Bu

in this high performance bus architecture the local bu is connected to process of and cachel Boidge that is connected to system Bus the system Bus is connected to main memoly. there the slow speed functional units are connected to Expansion bus and high speed functional units are connects to the high speed bus. For high speed by the high speed functional Units Chaphic, Video, Firewire, SCSI etc. are connected the high speed functional units is near to main memory so it access the memory and then the expansion bus functional units are used. The expansion bus is connected with LAN, Modern, scalal, FAX. In this some-what the propagation deby is beduced so it is efficient



(Approved by AICTE - New Delbi, Recognized by UGC up 2 (f) & 12 (8) and Permanently attiliated to INTUK Kakinada) An ISO 9001: 2015 certified & NAAC accredited Institution

No. Department of Electronics and Communication Engineering Accredited

III-II B.TECH II MID EXAMINATIONS

SUBJECT: MPMC

Duration: 90 Min Date : 25.03-2019. DESCRIPTIVE (Format: 9004/0) Branch: ECE- A, B & C ******* 888

Answer All Three questions

Marks Cognitive level CO Explain the Paging scheme of 80836 Microprocessor and scaled 1) 10 M Remembering CO4 addressing modesof 80386 in detail. Explain the architecture of 8051 microcontroller with a neat 2) 10 M Understanding CO5 sketches. 8 Explain the features of PIC microcontroller and give description 3)a Understanding 10 M CO6 about parallel ports available in PIC.

Faculty mkeld 680)

1 and



INTERNAL ASSESSMENT BOOK

Name of	the S	Stud	ent :	K.;	bruthi		-			12/22/11
Hall Ticl	ket N	0	:	16	SMEIA	0463				
Branch / Course/Su					E MPR	Year/Sem	:	<u>m-n</u>	_Section	on: <u>B</u>
Name of	MID-I Date:- 30/11/9					MID-II	1.0			
Faculty		riptive	1	Assig	Total	Date:- 25 Descriptive		Assig	Total	Final Marks
lokesh Sir	8 9 23	6	04	S	21/30	977	06	5	23	23
Signature Staff	(68)	8	ĸ	ĸ	420	680	Ø	(K	ast	(18.2
Invigilator Name+signature with date	MUR ADSI	lilig				NA: Coita				



0 Architecture of 8086 microprocessor :-The architecture of 8086 consists of two units. they are Bus interface unit Execution unit. Block diagram of 8086 architecture :-Internaldata bus inst byte Address Quec. Bus interface conversion. mechanism unit Decoding Crt CS DS Timing & 55 Control ES IIP Internal data bus AL AX Execution ALU. BX BL unit CX CL DX DL 55 Flag SP BT

The bus interface unit can perform the physical address calculations and predecoding of byte Quee, the bus interface unit control the system. bus signals to provide cffective address of the memory locations. . It consists inorder to establish the communications of physical effective address. . The physical address is combined by two address are given below (1) segment address (ii) Offset address . The physical address consists of a 20 Address bits long. and Segment and offset contains 16 bits each. . In offset, segment code are also called as segment address register and offset address register. . The segment address can be shifted both by ubits. Por example segment address = 1055H offset address = 5555H physical address = ? Segment address = 0001 0000 0101 0101 0000 10000 0101 0101 0000 0101 0101 0101 0101 0101 00010101 10101010 0101 5 5 5 5 A :. The physical address is 1555A . The offset address varies from ooo H to FFFFH. · Businterface unit is interfaced by the execution unit. . when the opcode is fetched it takes some rest in 8259 even the operation going processor · Here General purpose registers are also used. In 8086 time slot can be introduced in order to improve the timing signals. . Ip :- Instruction poincer which holds the addresses of the memory location

Scanned by CamScanner

· Decoding cit :that instruction is used to accode the code operand. . Timing and control cits :it requires to control the timing signals. Plag register :it requires 16 bit flog registers 0 X D I AC 3 J, Auxilory contu Berg parity Divec Trap. Carry hon FLOG FLOG overflow Interupt Signed Flag The flag registers are classified two modes. 1. conditional status code machine Control codes conditional status code :it consists of 6 types, they are given below carry flag :- when we perform arthematic operation carry is generated CF=1 otherwise cf=0 parity flag: AH AL The 198 consists odd value the parity flag exists. The value contains even the parity hag not exit. Auxilary carry :-AHAL AH AL the lower nibble if carry is generated AF= 1 otherwise = 0

	Zero flag :-					
	All the values contain zero then ZF=1					
	otherwise ZP=0					
	Signed Flag:					
	if it is in negative the signed flag exists					
	overflow :-					
	Overflow =1 => carry is generated.					
	otherwise zero					
	Machine Control codes :					
	Trap:					
	Trap = 1; it executes step by step					
	Trap=0; Normal mode					
	Direction					
	direction = 1 (Auto decrement) direction= 0 (Auto increment)					
	intemupt.					
	interrupt					
	maskaple Non-maskable					
	IF=0 IF=V					
2	Toolungton and all					
0	Instruction set of 8086 microprocessor:					
	There are & expes of instruction set:					
-	· Data type/transfer instruction					
	2. Arthematic (logical instruction					
	3. loop involuction					
	4 Branch imbustion					
	5. Jlag manifulation instruction					
I	6. String instruction					

Scanned by CamScanner

7 Machine control instruction 8. Shift (notate instructions Data type ! transfer instruction :-The data is transferred from the source operand to desitination operation mov, xcHGr, 10 instructions belongs to this category. MOV :-The data is transferred from specified memory locations (source) and (destination) Ex :- MOV DS, 5000H; MOV AX, BX; MOV AX, [SI]; XCHGn :-This instruction is used to exchange the data from the specified memory locations. Ex: MOV SOOOH, DS; MOV BX, AX; mov [SI] AX ; Arthematic/logical instruction :whis instruction performs arthematic, and logical operations, increment, decrement, compare, scan belongs to this category. ADD :-This instruction is added the data in the particular memory locations. ADD EX :- PAOU AX, BX ; ADD MOV AX [SI] ; ADC : ADD with conry. This instruction performs the same addition process but carry is generated. ADC AX, BX ; ADC AX [SI];

1	Subtract :-
+	The data is subtracted the source operend from the destination of
+	and result is stored in the destination index
t	Eq : SUB AX, BX
+	SUD AX (SOOH)
-	logical instructions : These are used to perform NAND, NOC, OR logical opera
+	MAND, OR, NOT are the logical instructions.
+	
-	AH 04H = 0000 0100
L	AL OIH 0000 0001
1	0000 0060
$\left \right $	or Gate :- 00
ŀ	AH 05H => 0000 0101
-	AL 03H 0000 0110
	00000111
	HEO
	Branch instruction :
	This instruction transfer the control of the executed specified adarcs
í	t can be classified into two types.
	(i) unconditional
	(11) conditional
	unconditional:-
	CALL :- instruction is used to call the sub routine program to another:
	program
	· RET : Return within segment
	Return segment.
	in agrindite of

Conditional :-

JZIJE: Jumpon equal Jumpon zero JNZ/JNE = JUMP not equal

Shift rotate instruction: These are used to shift/rotateed by bit to bit wise. SBAR - shift arthematic Right SHR - shift logical right

ROR - Rotate Bight Logical ROL = Rotate Left Logical

machine control instruction :-This instruction is used to machine with status, WAIT, NOP etc. - -


Flag instruction: The this instruction all the flag registers are effective directly. CLC: clean carry flag CLD: Clean direction flag

SID : Set direction flag SID : set carry flag

String instruction: These instruction are used to pernform string manipulations movs: moving note string.

mose: moving string on byte length

mows : moving string on word length



	FO Sensor:
A	rst - in - first out it is related to stack point. it is decremented by 2.
S	can :-
1	it can be divided into two parts key shift matrix and to display"
-1	in encoded mode the operation executed externally in decoded n it exists internally.
E	iming & control crl :=
1	t is used to control the timing signal in the operation.
-	
K	eyboard/debourged >
	when we hold the key it goes to debounced. the key is holded
1	competime it is detected.
-	
1	In this it houds the address to be executed. It is automation updated in 8279
	*
-	
+	
1	
-	